Abstract-The variation of phase of the current through the non-linear intrinsic capacitances of a high-power RF device caused by the variation of the phase in the continuum of drain voltage waveforms in Class B/J/J* leads to a reduction of intrinsic drain current when moving from class B to class J* while the drain current increases from class B to class J. Consequently, a subset of voltage waveforms of the class B/J/J* continuum can be used to design amplifiers with higher P1dB, and efficiency at P1dB than in Class B. A simple choice of this subset is demonstrated with a 2.6 GHz Class B/J/J* amplifier, achieving a P1dB of 38.1 dBm and PAE at P1dB of 54.7%, the highest output power and efficiency at P1dB amongst narrowband linear amplifiers using the CGH40010 reported to date, at a comparable peak PAE of 72%.
I. INTRODUCTION
W IRELESS communication systems require power amplifiers with high efficiency and linearity to reduce battery consumption and interference respectively. As a solution, Cripps et al. [1] proposed a continuum of voltage waveforms from class J*/B/J, which differ in phase, but achieve constant output power and peak efficiency. These high efficiency, yet linear, waveforms require inductive, short, and capacitive loads for classes J*, B and J, respectively, at the second harmonic, whilst the reactive component of the fundamental load is adjusted according to the load impedance at the second harmonic. The principle of class B/J/J* continuum has been applied to classes E, F, and F −1 to alleviate the need for precise load terminations with the resulting modes referred to as continuous classes E [2] , F [3] , and F −1 [4] respectively. The continuum modes demonstrate efficiency above 60% over a wide bandwidth [3] - [7] and allow the drain capacitance to be absorbed into the output matching network thus easing amplifier design [7] .
Interestingly, the class B/J/J* continuum and the continuous class F demonstrate state-of-the-art high efficiencies at P1dB and at back-off power levels, as summarized in Table I back-off in Class B/J/J* can be attributed to the current generated from intrinsic capacitances. For the case of class J, the improvement over class B is due to the harmonics of current generated from the non-linear output capacitance C out (a combination of the feedback capacitance (C gd ) and drainsource capacitance (C ds )) [13] . The harmonics from non-linear C out have been shown to improve peak PAE in continuous class F [12] .
However, no work, to date, has described conditions to obtain high efficiencies at P1dB and back-off power nor has analysed the influence of the weak non-linearities (nonlinear gm and non-linear capacitances) on the performance of a class B/J/J* amplifier, as addressed in this brief. A simple method that relies on an analysis of weak non-linearities on the intrinsic drain current is illustrated for the selection of high-efficiency voltage waveforms in the continuum.
II. EFFECT OF WEAK NON-LINEARITIES
The device selected for this brief is a 10W GaN HEMT, CGH40010F. The device is biased in deep class AB mode (V dsq = 28V, I dsq = 150mA) with an optimal loadline resistance (R L ) of 38.1 . The equivalent circuit of the transistor used for our analysis using ADS is shown in Fig. 1 . The values of the extrinsic parasitic elements and intrinsic capacitors of the device are extracted from the Z and Y parameters of the vendor model using the algorithms presented in [14] and [15] respectively. The non-linear current generator I gen is implemented via a table look-up as a function of the intrinsic gate (V gsi ) and drain (V dsi ) voltages. Analysis of the Intermodulation products and ACPR is undertaken using the vendor model.
A. Influence of Intrinsic Parasitic Elements on the Intrinsic Drain Current
The influence of the intrinsic capacitances on the drain current is analyzed by dividing the intrinsic device into resistive 1549-7747 c 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. and capacitive cores [16] as shown in Fig. 1 . The currents in the intrinsic device are calculated as follows: 1. The current from the resistive core (I di(r) ) and magnitude of the drain voltage in class B (v s ) upon application of a gate voltage (v gsi,f 0 ) with frequency f 0 is obtained by imposing the loadline on the resistive core [14] . 2. The continuum of voltages, V dsi , from Class J* to B to J [12] is calculated using (1)
where
where, α ∈ [−1, 1], δ J denotes the voltage gain over a class B, 1 denotes the phase of the fundamental component. The values of V dsi obtained from (1) for v gsi,f 0 =2V are plotted in Fig. 2 (a). 3. V dsi and V gsi are applied on the capacitive core to obtain the currents through the parasitic components of the intrinsic device. The overall current flowing through the device is obtained by superimposing the currents through the resistive and capacitive cores [14] [16]. Equation (1) reveals that the magnitude and phase of the fundamental frequency increases as we move from class B to J (α = 1) and class B to J* (α = −1), as seen in Fig. 2 (a), with classes J/J* having the highest magnitude of the fundamental voltage (δ J ) and phase mismatch ( 1 ) given by √ 2 and |π/4| respectively. The effect of the magnitude and phase of V dsi on the intrinsic drain current I dsi (=I di(r) +I Cgd ) where, I cgd denotes the intrinsic capacitive feedback current, is as follows:
(a) Its effect on I di(r) can be ignored if the device is in saturation, i.e., the minimum of V dsi remains above the knee voltage (min(V dsi )>V k ). The simulated I di(r) is plotted in Fig. 2 
(b). (b)
The increase in the magnitude of V dsi with |α| causes the magnitude of I Cgd to increase with |α|, as seen in Fig. 2 
(b). (c)
The phase difference between I di(r) and V dsi decreases as α increases ( Fig. 2 (a) and (b) ). This leads to a reduction of the phase difference between I di(r) and I Cgd , (refer Fig. 2 (b) ), thereby increasing the fundamental component of I dsi (I dsi,f0 ) with α, as shown in Fig. 2 (c) . For α = −1, the I Cgd is out of phase with I ds(r) , resulting in the lowest drain current through the device. 
B. Influence of Intrinsic Parasitics on Output Power, PAE, and IMD3
The output power and PAE are obtained by a procedure, widely used in the literature: The intrinsic impedances at the fundamental (Z L1,int ) and second harmonic (Z L2,int ) frequencies of the continuum [11] , given by (3), are translated to the extrinsic plane as in [5] .
The optimal source impedance at α = −1 is used for all values of α so that the change in performance of the amplifier (gain, P1dB, and PAE) is a direct consequence of a change in the drain voltage with α. Matching networks are designed using ideal transmission lines.
Due to the increase in drain current with α, the gain of the amplifier and, thereby its efficiency, increase with α as seen from a plot of output power and PAE in Fig. 3 (a) . The increase in gain from α = −1 to 1 is nearly 4dB. Additionally, P1dB of class J is higher than class B whereas the efficiency and P1dB of class J* is less than that of class B. The increase in P1dB is because 1dB compression is determined by harmonics from the non-linear Cgs and hence achieved at nearly the same input powers for all values of α. Since the gain increases with α, the output power corresponding to 1dB compression (P1dB) increases with α. The increment in P1dB from α = −1 to α = 1 is 4dB whereas the increment in PAE corresponding to P1dB (PAE at P1dB) is as high as 20%. These provide significant margins of improvement to amplifier designers.
The additional contribution of I Cgd to the drain current for α = 1 leads to a higher change in output power for a given change of input power, than for α = 0. Hence AM-AM distortion of class J is lower than for class B (see Fig. 3 (b) ). Since the flow of I Cgd is out of phase with respect to I dsi for α = −1 (refer Fig. 2 (b) and (c) ), the change of phase with input and hence AM-PM distortion is lower for Class J* than for Class B, as shown in Fig. 3 (b) .
The contour plot of PAE with α and output power in Fig. 4 reveal that PAE at back-off output power increases with α, due to the increase in gain with α. The difference in PAE at 5dB back-off output power between classes J* and J is approximately 6%. The variation of P1dB with α is greater than that of P2dB, which is greater than P3dB, as seen in Fig. 4 . This is because, at higher compression, non-linear effects due to clipping dominate the performance rather than weak nonlinearities. It has been shown that clipping of the drain current causes the output power and PAE of the amplifier to remain constant with α [5] . Consequently, the PAE corresponding to P1dB shows a greater variation than the PAE corresponding to P2dB and P3dB. This observation is in line with literature whereby constant efficiencies over broadband were reported at P2dB [5] or higher compression levels [6] , rather than P1dB, while [10] is an exception. In [10] , the impedances, which were selected based on extensive load-pull simulations for efficiency near P1dB, in fact, correspond to α > 0 ([10, Fig. 4] ) which corroborates the results of this brief. Furthermore, Fig. 4 reveals that the output power decreases for α > 0.5 even though the power generated by the intrinsic device increases due to increase in drain current with α. This is because of a reduction of R and |R/X| (to less than 1), given in equation (4), causes the power delivered to the load to reduce as α increases, where R and X (shown in Fig. 1 ) denote the resistance and reactance respectively in parallel with C ds at the fundamental frequency.
where B = 2π f 0 C ds R L . For B < 1, |R/X| becomes less than 1 for α > α c , where,
For the simulation in Fig. 4 , B = 0.68 and α c = 0.26. Therefore, |R/X| gradually decreases from 1 at α = 0.26 to 0.5 at α = 1 counteracting the increase in power generated at the intrinsic plane due to the feedback capacitor and voltage gain (δ J ). Hence, the maximum output power and small signal gain are achieved at a balance point between α c and 1, in this case α ≈ 0.65. On the other hand, |R/X| < 1 leads to suppression of harmonics of the voltage delivered to the load for α > α c [17] . With reducing design frequency (i.e., B), α c increases whereas the effect of parasitics decreases. For low frequencies (B 1), leading to R ≈ R L and |R/X| = |1/α| > 1, which implies that the power generated at the intrinsic plane is transferred to the load, independent of α. This implies that at high frequencies, where B is close to 1, a subset of the continuum defined by α > α c has a constant P1dB and a flat gain response.
Simulated third order intermodulation distortion (IMD3) shows small improvement for α > 0.5 for P out between 26dBm and 36 dBm, as shown in Fig. 5 (a) , because of the lower AM-AM distortion (refer Fig. 3 ) in this power range, that results in slight improvement in ACPR for average power between 22dBm and 30dBm in Fig. 5 (b) . On the other hand, because of the lower AM-PM distortion for α < 0, ( (refer Fig. 3) , the error vector magnitude (EVM) improves over class B (Fig. 5 (b) ).
The higher gain for α > 0 coupled with slight improvement in IMD3 for P out between 26dBm and 36 dBm, causes PAE corresponding to a given IMD3 (between -30dBc and -20dBc) to improve by 10% and 5% for α = 1 and α = 0.5 respectively as shown in Fig. 6 . For lower IMD3 (< −30 dBc), P out <26 dBm, PAE is weakly dependent on α because the drain current is comparable to the bias current and I Cgd is negligible. Importantly, Figures 4, 5, and 6 reveal that for a set of waveforms in the class B/J continuum, higher P1dB, and higher efficiency at P1dB and at back-off power levels is achievable than class B, without sacrificing IMD3. For the current device, operating at frequency 2.6GHz, this set is defined as α ∈ [0. 4, 1] . The conclusions of this investigation can be extended to continuous class-F which has a similar variation of the phase of voltage [3] . 
III. IMPLEMENTATION AND EXPERIMENTAL RESULTS

A. Amplifier Design
Based on Fig. 4 an α ≈ 0.55 is selected as the optimum value for a high P1dB and efficiency at P1dB without sacrificing the maximum output power. The extrinsic fundamental (Z L1 ) and second harmonic (Z L2 ) impedances for α ≈ 0.55 are calculated using the method in Section II. The optimal source impedance (Z s1 ) which maximizes P1dB without sacrificing gain, is obtained from source pull simulations of the vendor model. The input and output matching networks are realized using stepped impedance and double stub configurations respectively, as shown in Fig. 7 (a) , on a RO4350B substrate of thickness 0.762mm. The output matching network consists of one segment to match Z L1 and another segment to match Z L2 . A parallel RC network in the input matching network is used to ensure unconditional stability [9] . The designed amplifier is shown in Fig. 7 (b) .
B. Measurement Results
The fabricated matching networks are measured individually and compared with target values in Fig. 7 (c) , which indicates close agreement for Z s1 and Z L1 . The difference between the target and measured Z L2 does not affect the performance of the amplifier as the discrepancy in the corresponding intrinsic impedances (Z L2,int ), and in turn, in α, is negligible.
The measured and simulated output power, gain and efficiency of the fabricated class J are plotted in Fig. 8 (a) . The peak efficiency achieved is 72.3% and the Psat is 41.72dBm. The output power and efficiency at P1dB are 38.13dBm and 57.4% respectively. Measured IMD3 and PAE with a two-tone signal shown in Fig. 8 (b) reveal that IMD3 remains below −30dBc and −20dBc till 35dBm and 38.7dBm output power respectively and attains PAE of 39% and 58.6% respectively.
The designed amplifier is compared with state-of-the-art high-efficiency narrowband linear amplifiers using the same device in Table II . Our design shows a higher figure of merit than those reported in terms of output power and PAE at P1dB. The PAE at 5dB back-off is nearly 45%, which is comparable to reported high efficiency at back-off power for the amplifiers with P sat close to 40dBm in Table I . As can be seen from Fig. 4 , an even higher efficiency can be achieved by choosing a higher value of α but at the expense of output power and P1dB. A comparison of the fabricated PA with saturated PA, optimized for peak efficiency from [13] , in Table III reveals that the designed amplifier achieves PAE lower by 3% at −35dBc ACLR whereas 13% higher PAE is achieved at ACLR of −22.3 dBc than the saturated PA. The designed amplifier achieves 14% higher PAE than class AB at the same IMD3 as [18] . This shows that higher efficiencies than class AB and saturated PA can be achieved for a given distortion in the region dominated by the effect of non-linear capacitances, for this device between −30dBc and −20dBc.
IV. CONCLUSION
A study of the non-linear feedback capacitance, shows that the gain, P1dB, and efficiency at back-off power of an amplifier increase from class J* to class B to class J. This can be attributed to a variation of the phase of the voltage waveforms across its non-linear Cgd. Based on this knowledge, the trade-off involved with alpha are analyzed in this brief. It is shown that a subset of the continuum results in higher PAE at P1dB than Class B (or deep class AB) and these modes can be replaced by the class B/J/J*, at a higher frequency, without sacrificing linearity using the methodology presented here.
